electronics/bs_explorer
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

doc: proxy SPI path validated on KCU105 (JEDEC 0x20 BB 19)

Browse Source 
bscan_load_bitstream + bscan_jedec confirmed end to end on a KCU105:
reads the Micron MT25QU256 config flash (0x20 BB 19) through the
quartiq XCKU040 proxy. Replace the illustrative JEDEC output with the
real one.
This commit is contained in:
Foué
2026-05-24 00:04:31 +02:00
parent 4d0637e997
commit 4f46bc6d3c
1 changed files with 4 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
doc/tutorial.md
View File

@@ -221,11 +221,12 @@ bs_explorer> jtag_open 1
bs_explorer> jtag_autoinit bs_explorer> jtag_autoinit
bs_explorer> bscan_load_bitstream 0 bscan_proxies/bscan_spi_xcku040.bit bs_explorer> bscan_load_bitstream 0 bscan_proxies/bscan_spi_xcku040.bit
bs_explorer> bscan_jedec 0 bs_explorer> bscan_jedec 0
JEDEC ID: 20 XX XX (manufacturer 0x20, device 0xXXXX) JEDEC ID: 20 BB 19 (manufacturer 0x20, device 0xBB19)
``` ```
(The exact device bytes depend on the part fitted; on the KCU105 the (Validated on a KCU105: `0x20` = Micron, `0xBB19` = MT25QU256, the
manufacturer byte should read `0x20` = Micron.) board's 1.8 V 256 Mbit config flash. Other boards will show different
device bytes.)
`bscan_load_bitstream` runs JPROGRAM → CFG_IN → shift → JSTART, which `bscan_load_bitstream` runs JPROGRAM → CFG_IN → shift → JSTART, which
**reconfigures the FPGA fabric**: the design currently running on the **reconfigures the FPGA fabric**: the design currently running on the